PatchTheCVECVE-2026-12629: The ARM PL011 UART driver in drivers/serial/uart_pl011.c fails to acknowledge receive error interrupts
19
Routine
MEDIUM 4.6
CVE-2026-12629 is a medium-severity flaw (CVSS 4.6) affecting affected software. Below: why it ranks where it does, which versions are affected, what to do, and the exact commands.
The ARM PL011 UART driver in drivers/serial/uart_pl011.c fails to acknowledge receive error interrupts. On the PL011, the framing, parity, break, and overrun error interrupts (PL011_IMSC_ERROR_MASK) are cleared only by writing the interrupt-clear register UARTICR; reading the data register clears the RX interrupt and the per-byte RSR status but not the error interrupt status in MIS. The interrupt service routine pl011_isr() acknowledged only the
Why this priority
- No elevated risk signals yet
No fix is published yet: follow the downgrade or mitigation steps.
Risk facts
| CVSS score | 4.6 (Medium) |
| Attack vector | Physical |
| Attack complexity | Low |
| Privileges needed | None |
| User interaction | None |
| EPSS exploit chance | 0.2% (top 87%) |
| CISA exploited list | No |
| Weakness | CWE-835 |
| Published | 2026-08-17 |
| Last modified | 2026-10-23 |
Publisher (CNA): Zephyr Project
Timeline
- Published CVE record published
- Updated Record last modified
Verify at the official source NVD · CVE Program · Report a problem with this page
Scores and fixes here are computed automatically from those and other public sources. Confirm with the vendor advisory before changing production systems.
Scores and fixes here are computed automatically from those and other public sources. Confirm with the vendor advisory before changing production systems.